We present temperature dependent I −V measurements of short channel MoS 2 field effect devices at high source-drain bias. We find that although the I −V characteristics are ohmic at low bias, the conduction becomes space charge limited at high V DS and existence of an exponential distribution of trap states was observed. The temperature independent critical drain-source voltage (V c ) was also determined. The density of trap states was quantitatively calculated from V c . The possible origin of exponential trap distribution in these devices is also discussed.
volatile memory device 3 , tunnel barrier transistor 4,5 , photodetector 6 etc. Although the device architectures with MoS 2 has been well-explored, there are only few studies on the fundamental aspects of these devices like low mobility, localized electronic states, strongly disordered electronic landscape. The localized nature of electronic states has been reported by different groups and was explained either by variable range hopping (VRH) 7, 8 or temperature dependent activated behavior 9,10 but the origin of such strong disorder remained unaddressed. It was suggested that the substrate trap charges might be responsible for the localization 7 because ultrathin flakes are often found to be influenced more by substrate induced external potentials. On the other hand many similar low mobility systems such as organic semiconductors 11, 12 and reduced graphene oxide transistors 13 have been investigated where traps were found to originate from bulk due to structural inhomogeneity inside the materials. The present work was motivated to find whether the manifestation of strong localization in MoS 2 is substrate effect or there is some generic source of disorder in the bulk of MoS 2 .
It is well-known that distribution of trap states can be addressed by measuring I − V characteristics at high source-drain bias when device characteristics are determined by space charge limited conductivity (SCLC). The SCLC occurs when the injected carrier density(n) at high V DS exceeds the intrinsic carrier density(n 0 ) of the material at that temperature (T ).
For a trap free solid, the SCLC theory predicts that although the I −V characteristic is ohmic at low V DS , it changes to J M G = 9 8 µε 0 ε r V 2 L 3 , which is known as Mott-Gurney relation (J is current density whereas µ, ε r and L are mobility, relative permitivity and length of the solid between two electrodes). In the presence of exponential trap charge distribution
e −E/k B Tc in the solid, the current-voltage relation becomes 14 ,
where N t and T c are the total trap density and characteristic temperature of the trap distribution, N c is the effective density of states in conduction band, m = Tc T + 1. When the measurements are done at T ≤ T c , m ≥2. Therefore the exponent becomes 2 at T c and monotonically increases as T decreases below T c . This technique has already been widely used to explore the nature of trap states in past particularly for low mobility devices 13, 15, 16 .
In this study, we perform output characteristics (I − V ) of short channel Figure 1a whereas the inset of Figure 1b shows the SEM image of Dev1 (see table) . The transfer characteristic (I − V BG , shown in Figure 1b , was measured using lockin technique. From the transfer characteristics, all the devices were found to be highly n-doped even at V BG = 0 V and the threshold voltage (V T ) was below V BG = − 40 V in most of the devices (see supplementary Figure S1 and Table 1 ). The field effect mobility (µ F E ) was calculated from the slope of I − V BG graph ( Figure 1b ) for all the devices which came out to be about 0.3-2 cm 2 /Vs (see Table 1 ).
The output characteristics (I − V ) were measured at various temperature using two DC voltage sources (Keithley 2400) acting as V DS and V BG . Figure Figure 2b . We found the slope of the curve at T = 285 K to be 1.7, which is little less than theoretically predicted value m = 2. We also saw the exponent m to be little lower than 2 in few other devices near room temperature. Probably this happens because room temperature is greater that T c for these devices i.e. the devices have higher free electron concentration than the trapped ones. We see that as temperature goes down to 205 K, the exponent m reaches 2 and monotonically decreases with further lowering of temperature and reaches 3 at 105 K (Figure 2c ). These observations clearly reveals existence of exponentially distributed trap states in the ultra-thin MoS 2 devices.
One of the key aspect of trap limited space charge conductivity is that the density of the trap states (N t ) can be quantitatively determined from the experimentally measured I − V characteristics. It is believed that as V DS increases the trap states slowly get filled up by injected charge carriers. At a critical V DS , conductivity of the sample become independent of T i.e the I − V characteristics of different temperatures intersect each other. This critical voltage is called V c and given by 15 ,
Therefor V c can be obtained by extrapolating the I − V curves at different T . This has been illustrated in Figure 2c , where we extrapolate the I − V characteristics at T =205, 163, 124, 105 K. The extrapolated lines intersect each other at a critical V DS = 4.3 V and trap density can be estimated to be ∼ 2.3 × 10 17 cm −3 for Dev 5 (see the table for other devices).
We believe that these traps originate from the bulk of the crystal and they are not interface trap states as discussed in a previous study 7 .
We additionally study how the I − V characteristics change with increasing free carrier density in the channel using the backgate. It is obvious that as the free carrier density increases more and more trap states will be filled at V DS =0 V. As a result the effective density of trap states will reduce. Therefor V c will decrease with increasing V BG owing to the The origin of trap states in ultra-thin MoS 2 transistor remain controversial till date. Experimentally it was found that the charge transport is governed by charged impurity scattering 7 and presence of a high-k dielectric environment can improve the mobility by orders of magnitude 1, 25 , which leads to a prediction that the uncompensated dangling bonds at SiO 2 surface acts as trap states and strongly affects the carrier conduction in MoS 2 7 . However, our present measurement confirms that apart from the substrate there is an exponentially distributed trap states in MoS 2 which might be more influential for carrier localization. To explore this quantitatively we use the value of N t and calculate the correlation energy (T 0 ) of variable range hopping, known to be the transport mechanism in ultrathin MoS 2 devices 7 .
Assuming that the trap charges are distributed in an energy bandwidth of eV c , we find
to be 2 × 10 5 -2 × 10 4 K using typical localization length ξ ≈ 10 − 20 nm, which agrees well with experimentally observed T 0 values 7 . It is believed that exponential trap distribution arises due to surface defect or structural disorder in the bulk of the sample 13, 26 . Similarly inhomogeneity in MoS 2 may arise from external doping entity or point defects such as sulphur vacancies 27 (responsible for n-type doping) in crystal lattice. Moreover, it has also been predicted that presence of atmospheric oxygen can lead to a minute oxidation of MoS 2 to form MoO 3 at the surface 28 which can lead to structural disorder giving rise to trap states as found in case of reduced graphene oxide transistors 13 .
In conclusion, we study temperature dependent I − V characteristics in short channel
MoS 2 transistors at high V DS i.e. longitudinal electric field. We find that the conduction is space charge limited at high V DS with an exponentially distributed trap states. The trap density was qualitatively calculated measuring the temperature independent critical voltage V c . We also discuss possible origin of such exponetial trap distribution. 
